Wide-Supply-Range All-Digital Leakage Variation Sensor for On-Chip Process and Temperature Monitoring by Islam, A. K M Mahfuzul et al.
Title Wide-Supply-Range All-Digital Leakage Variation Sensor forOn-Chip Process and Temperature Monitoring
Author(s)Islam, A. K M Mahfuzul; Shiomi, Jun; Ishihara, Tohru;Onodera, Hidetoshi




© 2015 IEEE. Personal use of this material is permitted.
Permission from IEEE must be obtained for all other uses, in
any current or future media, including reprinting/republishing
this material for advertising or promotional purposes, creating
new collective works, for resale or redistribution to servers or
lists, or reuse of any copyrighted component of this work in
other works.; This is not the published version. Please cite only





1Wide-Supply-Range All-Digital Leakage Variation
Sensor for On-chip Process and Temperature
Monitoring
A.K.M. Mahfuzul Islam, Member, IEEE, Jun Shiomi, Student Member, IEEE, Tohru Ishihara, Member, IEEE, and
Hidetoshi Onodera, Senior Member, IEEE
Abstract—Variation in process, voltage and temperature is a
major obstacle in achieving energy-efficient operation of LSI.
This paper proposes an all-digital on-chip circuit to monitor
leakage current variations of both of the nMOSFET and pMOS-
FET independently. As leakage current is highly sensitive to
threshold voltage and temperature, the circuit is suitable for
tracking process and temperature variation. The circuit uses
reconfigurable inhomogeneity to obtain statistical properties from
a single monitor instance. A compact reconfigurable inverter
topology is proposed to implement the monitor circuit. The
compact and digital nature of the inverter enables cell-based
design, which will reduce design costs. Measurement results from
a 65-nm test chip show the validity of the proposed circuit. For
a 124 sample sizes for both of the nMOSFET and pMOSFET,
the monitor area is 4500 m2 and active power consumption
is 76 nW at 0.8 V operation. The proposed technique enables
area-efficient and low-cost implementation thus can be used
in product chips for applications such as dynamic energy and
thermal management, testing and post-silicon tuning.
I. INTRODUCTION
Variation in PVT (Process, Voltage and Temperature) has
become a major performance limiting factor in scaled CMOS
process [1]. For high performance applications such as proces-
sors, peak performance is often limited by the power/thermal
budget [2]. Many chips operate in environmental conditions
with high temperature. High temperature accelerates transistor
aging causing severe reliability problems. High temperature
increases leakage current causing serious energy loss. Espe-
cially for low-power and energy-aware applications, leakage
power becomes a limiting factor in terms of battery life.
Energy-efficient operation of LSI can be related to effective
management of leakage energy. Thus, dynamic management
of energy and temperature of chips has become a neces-
sity. Various dynamic energy-management techniques such as
dynamic voltage and frequency scaling (DVFS), back-gate
biasing, power gating, etc are now employed in the product
chips [2–4]. Under these scenarios, on-chip monitoring of PVT
variation is a must.
Besides the power consumption, costs for post-silicon tim-
ing validation and testing are increasing with process scaling.
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Timing failure can be caused by either hardware defects or
parametric variations. Parametric faults are caused by Die-to-
Die (D2D) and Within-die (WID) process variation. Especially,
WID random variation of MOSFET Vth has become a major
problem. WID variation also results in large leakage con-
sumption [5], thus process variation control is a must for any
successful fabrication. Low-cost characterization and modeling
of process variation are necessary for process monitoring.
From the above discussions, there are strong needs for
on-chip leakage, process and temperature sensors. On-chip
sensors can provide designers and users of the chip useful
hardware information, and help tune and debug their cir-
cuits accordingly. The cost and area over-head are two big
factors limiting the wide use of on-chip sensors. Normally,
different sensors are required monitoring MOSFET leakage
current variation, process variation, temperature variation, and
so on. The sensor design becomes more complex if we
want to monitor nMOSFET and pMOSFET separately. An
area-efficient on-chip process sensing methodology providing
multiple parameter monitoring can play an important role to
energy-efficient operation.
In this paper, we propose an area-efficient all-digital leakage
current variation sensor, which enables monitoring of process,
leakage and temperature variation. The proposed technique
converts leakage current to time and measures transistor-
by-transistor variation utilizing reconfigurable inhomogeneous
topology architecture. No external voltage reference or bias
generator circuit is required to monitor leakage variation with
our circuit. Thus, the circuit can be operated at any supply
voltage without any tuning. Leakage current variation does
not depend on supply voltage, thus a voltage independent mea-
surement is obtained. This paper assumes that sub-threshold
leakage current is the dominant leakage factor in the scaled
CMOS process. As sub-threshold leakage current is exponen-
tially related to threshold voltage and temperature, leakage
current variation can thus be used for on-chip process and
temperature monitoring. A proof-of-concept on-chip sensor
circuit is designed and fabricated in a 65 nm technology for
demonstration. The proposed sensor advances the state-of-the-
art in the following way.
a) Area-efficient. Only a single instance is used to capture
statistical properties of both nMOSFET and pMOSFET
leakage currents,
b) Single sensor to monitor process, leakage and temperature
variation,
2c) Digital in nature both in design and measurement, and
d) Wide-supply-range operation down to 0.5 V.
The digital nature of the sensor provides design automation of
placement and routing. Thus, low-cost flexible implementation
of the circuit is realized.
This paper is an extension of the paper [6]. We give detailed
description of the proposed methodology. We discuss on the
various design options and their effects on sensing accuracy.
We present measurement results from multiple chips and show
the correlation between nMOSFET and pMOSFET leakage
currents. We find no significant correlation for WID leakage
variation. With detailed description and measurement results,
we validate our proposed leakage variation sensing technique.
We measure the effect of temperature on the leakage current
and show that our circuit captures temperature dependency
of leakage current correctly. Temperature dependency of 124
nMOSFETs and 124 pMOSFETs are obtained with our circuit.
II. PRIOR WORK
Various on-chip circuits are proposed for monitoring PVT
variation. For example, an all-digital all-chip process control
module is proposed in [7]. An on-chip digital measurement
method is proposed in [8]. [9] proposes an on-chip leakage
current sensor for measuring D2D process variation. A leakage
current sensor is used for compensating process variation
[10, 11]. Band-gap reference based temperature sensors are
proposed for high accuracy [12]. MOSFET leakage current
based temperature sensors are proposed [13, 14]. All-digital
time-domain temperature sensor is proposed in [15]. The state-
of-the-art sensing technique can be characterized as follows.
a) Mostly analog, b) Design is tuned to monitor either of
leakage, or temperature variation, c) Cannot operate at a wide
supply range, d) Separate sensors for transistors with different
sizes.
Leakage current is a strong function of MOSFET Vth
and temperature. Accurate measurements of leakage current
variation of transistors thus provide the information of process
variation and temperature. An area-efficient all-digital leakage
variation sensor circuit can exploit the leakage variation to
efficiently monitor both of the process variation and tempera-
ture.
MOSFET leakage current sensor circuit design is tricky
as leakage current is in the order of pA. High precision I–
V measurement equipment is thus required which are not
suitable for on-chip implementation. Analog circuitry such as
analog-to-digital converters (ADC) can aid the measurement
of leakage current. With the help of ADC, leakage variation
of large MOSFET array can be measured [16]. However,
implementing analog circuitry such as an ADC consumes
large power and area. An on-chip 6-channel leakage current
sensor is proposed in [10], where bias circuits, and an analog
comparator are used. However, WID leakage variation mon-
itoring is not achieved in their approach. Analog approaches
require fine tuning of various components which prevents wide
supply range operation. This paper for the first time proposes
an all-digital leakage current sensor circuit, which operates
at wide supply range and can measure leakage variation of
large transistor samples from just a single sensor instance.
The leakage current variation can then be used for monitoring
process and temperature variations. The proposed circuit is
digital, thus provides implementation and operation flexibility.
In addition, it provides large measurement samples which can
be used effectively for improving the accuracy of monitoring.
In this paper, we discuss the theoretical aspects of our proposal
and prove the proposed concept with measurement results from
a 65 nm demonstration circuit. Utilizing the capabilities of
the circuit, circuit designers can implement various monitoring
schemes according to their needs.
III. TIME-DOMAIN LEAKAGE CURRENT MONITORING
A. Leakage Current in a MOS Transistor
With the decrease of Vth to cope with supply voltage scaling
in deep sub-micron process, sub-threshold leakage current
has been increasing exponentially. Besides the sub-threshold
leakage, various other leakage paths has been a concern as a
result of short channel effect (SCE) and gate oxide scaling
[17, 18]. Leakage current can thus occur in the form of
gate tunneling, punch-through current between source–drain,
reverse pn junction current, etc. Various transistor channel
and doping engineering techniques are required to keep these
effects within a tolerable range. Since the introduction of
high-k metal-gate technology, gate leakage has been kept
under control [19]. However, sub-threshold leakage current
still remains a concern and consumes a significant portion of
the overall power consumption. Sub-threshold leakage current
has exponential relationship with transistor threshold voltage
and temperature. Thus sub-threshold leakage current suffers
the most from process and temperature variations. Conversely,
by monitoring sub-threshold leakage variation, underlying pro-
cess and temperature variations can be extracted. This paper
concentrates on process and temperature variations, and their
effects on sub-threshold leakage current variation. Considering
sub-threshold leakage current is the dominant factor, this paper
proposes a digital circuit technique to monitor leakage current
variation on-chip for process and temperature monitoring.
B. Sub-threshold Leakage Current Model
Sub-threshold leakage current Ileak of a MOSFET is a
strong function of its threshold voltage Vth and temperature










where, I0 = Cox(W=L)vT 2e1:8, and vT = kBT=q.  is
mobility, Cox is gate capacitance, W is gate width, L is
gate length, vT is thermal voltage, n is sub-threshold swing
coefficient,  is DIBL coefficient,  is body effect coefficient,
kB is Boltzmann’s constant, T is absolute temperature, and q
is electron charge. Vds is voltage between drain and source,











(a) Conventional operation (b) Leakage driven operation
Ileak,p
Ileak,n
Fig. 1. Converting leakage current to delay. Pull-down nMOSFET is turned
off constantly to drive the load with nMOSFET leakage current given that
pull-down leakage is much larger than pull-up leakage.
C. Leakage to Time Conversion
Leakage current needs to be converted to time-domain
parameter such as delay to realize a digital leakage current
sensor. A technique to use MOSFET leakage current to pull-
down or pull-up a capacitance node is used to develop a
digital temperature sensor [13]. Figure 1 shows this concept by
comparing operations of two inverter structures. In Fig. 1(a),
a conventional inverter structure is shown where pull-up and
pull-down MOSFETs are turned ON and OFF alternately
depending on the input. When the input is “L”, pull-down
nMOSFET turns OFF and pull-up pMOSFET turns ON, and
vice versa. Thus in this case, the output node is charged and
discharged by the ON currents. However, in the case of the
topology in Fig. 1(b), only the pull-up pMOSFET’s gate is
connected to the input and the pull-down nMOSFET’s gate
is tied down to “L”. When the input is “L”, the output node
will be charged by the pMOSFET ON current. But, when
the input becomes “H”, both the MOSFETs turn OFF and
a collision between pull-down and pull-up leakage currents
occur. Now, if the nMOSFET leakage current is much larger
than the pMOSFET leakage current, then the output node will
be discharged by the nMOSFET leakage current gradually. The
time required for the discharge of the output node thus can
be used for sensing leakage current. By altering the topology
of Fig. 1(b), pMOSFET leakage current can be converted to
delay as well. In order to monitor both of the nMOSFET
and pMOSFET Ileak and their variations, large number of
monitor units are required. We show in this paper that by
using a reconfigurable architecture, a compact area-efficient
monitoring scheme can be developed.
D. Leakage Driven Delay Model
The delay characteristic is explained next by taking an
example of discharging a node by nMOSFET leakage current
as shown in Fig. 1(b). Here, when the input is “L”, the capaci-
tance CL will be driven by nMOSFET and pMOSFET leakage




=  (Ileak;n   Ileak;p): (2)
Here, Ileak;n is the leakage current of the pull-down path,
and Ileak;p is the leakage current of the pull-up path. These
two currents have opposite effect on the load capacitance. If


























Fig. 2. Monitoring error of leakage current in terms of threshold voltage due
to logic threshold variation.
can ignore the pull-up leakage component. We can then solve


























Here, Vdd is supply voltage, Vinv is logic threshold of the next
inverter, nn is sub-threshold swing coefficient of nMOSFET,
n = nCox(W=L), n is mobility, and n is DIBL coeffi-
cient of nMOSFET. Vsb to considered zero here. By taking
logarithm for both sides, we obtain


















Kn = ln (CL)  1:8  ln (nn): (6)
From the equation, fall delay has exponential relationship to
Vthn and thermal voltage. Fall delay variation thus gives us
information on Vthn and temperature variations. Similarly,
pMOSFET leakage current driven rise delay can be modeled
as Eq. (7), and used for monitoring of Vthp and T variations.


















Kp = ln (CL)  1:8  ln (pp): (8)
E. Sensing Accuracy
The sensing accuracy of leakage current in time-domain
can be affected by variations in the MOSFETs other than the
DUTs. In Eqs. (5) and (7), the delay depends on the logic
threshold Vinv which is affected by process variation. When
nMOSFET and pMOSFET vary in the same direction, that
is both of the nMOSFET and pMOSFET becomes faster or
slower, logic threshold Vinv remains constant. However, when
nMOSFET and pMOSFET vary in the opposite direction, Vinv
varies largely and thus affects the leakage driven delay in
Fig. 1. The impact of Vinv variation is explained next using a







CL  (Vdd   Vinv)
Ileak;p
: (10)
tfall and trise have exponential relationship to Vth and temper-
ature variations, but linear relationship to Vinv variation. One
key observation is that when Vinv is lowered, trise decreases
but tfall increases. As leakage current is a strong function
of transistor Vth, leakage current monitoring error can be
expressed as Vth shift. The effect of Vinv on leakage current
sensing can be calculated from Eqs. (5) and (7), and then
expressed by Vth;e which is the amount of Vth shift. Fig. 2
shows nMOSFET Vth;e against Vinv variation, assuming
sub-threshold swing coefficient nn value of 1:5. When Vinv
varies by  100 mV which refers to a fast nMOSFET and
slow pMOSFET condition, Vth;e is only  4 mV. When Vinv
varies by 100 mV which refers to a slow nMOSFET and fast
pMOSFET condition, Vth;e is only 3 mV. For accurate WID
random variation monitoring, Vinv variation can be reduced by
enlarging gate area of switching transistors. Thus, the effect
of Vinv variation has small impact on accurate monitoring of
process variation.
F. Process Variation Effect
At constant temperature, the thermal voltage component in
Eq. (4) becomes constant. At room temperature, the thermal
voltage vT has a value of 26 mV. By measuring multiple
instances of the leakage current driven inverter delay, we can
perform statistical operation. As Vth variation is dominant in
scaled CMOS process, the variance of the logarithm of fall
















The second term in the right hand side of the equation
corresponds to the logic threshold variation of the following
inverter. We will show in Sec VI that logic threshold variation
can be made negligible. Thus, the variation of delay logarithm
becomes as follows.
Vthn = nn  vT  ln (tfall): (12)
As nn and vT are constant at a fixed temperature, Vth variation
is calculated from delay variation with Eq. (12). Similarly,
pMOSFET Vth variation can be estimated using the following
relationship.
Vthp = np  vT  ln (trise): (13)
Here, trise is the time to charge the output node of an inverter
whose pull-up path is turned completely OFF. Thus the charge









4. High Vth devices
Design parameters
Fig. 3. Reconfigurable leakage monitor cell.
TABLE I
CONFIGURATION OF LEAKAGE MONITOR CELL．
Configuration [“C1”,“C0”] Function
01 Standard inverter delay
00 nMOSFET leakage monitor
11 pMOSFET leakage monitor
10 Not used
G. Temperature Effect
Transistor characteristics such as mobility , threshold volt-
age Vth and sub-threshold swing coefficient n are influenced
by temperature.  and Vth dependency on temperature can be
approximated by the following equations [21].






Vth(T ) = Vth(Tr)  kvth(T   Tr): (15)
Here, T is the absolute temperature, Tr is room temperature.
k and kvth are fitting parameters with typical values of 1.5
and 1–2 mV/K respectively. Leakage current has exponential
relationship with Vth and T , and linear relationship with .
Thus we can ignore the effect of  variation. Leakage current
driven delay tleak can be related to temperature influence
parameters as follows.
ln(tleak) /  kvth(T   Tr)
nvT
: (16)
IV. TOPOLOGY-RECONFIGURABLE LEAKAGE MONITOR
CELL
A. Structure
Figure 3 shows the reconfigurable leakage monitor cell. The
inverter in Fig. 3 has two configuration bits to turn ON or
OFF the header/footer transistors. Several nMOS transistors
are stacked in the pull-down path. Similarly, several pMOS
transistors are stacked in the pull-up path. The use of stack
transistors has several effects on the leakage current reduction,
which can be exploited to increase sensing accuracy. The






Fig. 4. Effect of transistor stacking on leakage current.
header/footer transistors are the transistors under test whose
leakage current we want to monitor. In order to characterize
transistors as used in the digital circuits, the header/footer
transistors have the same gate length and width as those
used in the standard cells. Table I summarizes the different
configuration modes of the monitor cell.
B. Operation
We explain the operation of our leakage monitor cell taking
nMOSFET leakage monitoring as an example. The “C0”
nMOSFET will be turned OFF and “C1” pMOSFET will be
turned ON in this case. When the input is “L”, the pull-up path
turns ON and charges the output node. When the input is “H”,
both of the pull-up and pull-down paths turn OFF. However,
all the stack pMOSFETs in the pull-up path turns OFF,
whereas all except the DUT nMOSFET turns ON in the pull-
down path. Leakage current reduces exponentially with the
increase of stack number [22]. By tuning stack number, poly-
gate and back-gate biasing, and using high Vth transistors,
the leakage current ratio can be tuned so that the pull-down
current becomes much larger than the pull-up leakage current.
The output node is discharged gradually by the nMOSFET
leakage current. As nMOSFET DUT is OFF and other stack
nMOSFETs are ON, the DUT leakage current is the dominant
component of the overall pull-down leakage current. The ratio
between pull-down leakage and pull-up leakage can be tuned
by the following design parameters. 1) Transistor stacking,
2) Poly-gate biasing, 3) Back-gate biasing, and 4) Use of high
Vth transistors.
C. Design Parameters
1) Transistor Stacking: Transistor stacking affects both the
leakage current and its variation. The intermediate nodes in
a stacked transistor series have intermediate values between
Vdd and GND. Figure 4 shows a single nMOSFET path and
a two-stacked nMOSFET path. The gate and the body of the
transistors are tied down to GND. In the case of a two-stacked
path, the intermediate node “X” rises and results in an increase
in the source voltage of the “M1” transistor of Fig. 4(b).
The increase of source voltage affects leakage current in
the following three ways [22]. First, the gate–source voltage
Vgs becomes negative. Second, the source–body voltage Vsb
becomes positive resulting in an increase of channel Vth.
Third, drain–source voltage Vds voltage reduces drastically.






































Fig. 5. Leakage current reduction effect versus stack number.
current reduction of two-stacked transistor compared with a
















Here, VX is the source voltage, Ileak;1 is the leakage current
of a single transistor, and Ileak;2 is the leakage current of a
two-stacked transistor.
Figure 5 shows the leakage current reduction rate against
the transistor stack number. Solid line shows the leakage
current and dotted line shows the increase of leakage current
ratio. Leakage current ratio increases linearly against the
stack number. Although, transistor stacking affects the desired
leakage ratio linearly only, stacking is effective in reducing
Ileak variation. As (1   e
 Vds
vT ) term in Eq. (1) becomes
dominant, the effect of Vth variation is reduced as will be
confirmed by Monte Carlo simulation in Sec. VI.
2) Poly-gate Biasing: For short-channel transistors, in-
creasing the gate length increases MOSFET Vth. Thus, gate
length of the stacked transistors can be increased to achieve
larger leakage current ratio between the pull-up and pull-
down paths. Many processes allow poly-gate biasing with the
same transistor layout which can reduce the design complexity
significantly. One drawback of tuning the gate length is that
the effect becomes more unpredictable as accurate models for
longer gate lengths are not always provided. Another drawback
can be that the poly density will differ by increasing the gate
length which may cause different variation profile.
3) Back-gate Biasing: Back-gate can be tuned to control
the Vth of the transistors. So, for example, when monitoring
nMOSFET leakage variation, pMOSFET can be reverse biased
to obtain enhanced leakage ratio. Implementing on-chip bias
generators can be costly in terms of area. However, this option
can be used effectively during the testing of the chip given the
back-gate can be biased externally.
4) High Vth Transistors: Another good option is to use
high Vth transistors for the stacked transistors. As leakage
current decreases exponentially with the increase of Vth, using





















Estimation error of ∆Vth [mV] 
Fig. 6. Required leakage current ratio rleak against estimation error ofVth.
TABLE II
SUMMARY OF VARIOUS DESIGN PARAMETERS TO TUNE THE LEAKAGE
RATIO.
Parameter Effect Design cost Area Variability
overhead reduction
Gate width Linear Low High Small
Gate length Exponential Low Low Small
Stacking Linear Medium High Large
Back-gate biasing Exponential High Low Small
High Vth Exponential Low None Small
5) Parameter Tuning Methodology: Leakage sensing accu-
racy depends on the leakage ratio between the pull-up and
pull-down paths in a stage. Ignoring the DIBL effect, Eq. (2)
is solved as follows.
tfall =
CLVinv
Ileak;n   Ileak;p =
CLVinv
Ileak;n(1  1=rleak) : (18)
Here, rleak = Ileak;n=Ileak;p is the ratio between pull-down
and pull-up leakage. The effect of rleak on leakage monitoring







Here, Vthn;e is the estimation error of nMOSFET Vth variation.
Figure 6 shows the relationship between leakage current
sensing accuracy and leakage current ratio, rleak. Leakage
current sensing accuracy is presented by error in Vth here.
In order to achieve sensing inaccuracy as low as 1 mV, rleak of
38:5 is required. However, if the sensing inaccuracy is relaxed
to 10 mV, the required ratio is only 3:4.
After the desired sensing accuracy is set, the design pa-
rameters are tuned to achieve the required ratio. Table II
summarizes the effects of the design parameters. Our proposal
is to first select a suitable stack number to increase leakage
ratio by multiple times and reduce local variation effect. Then,
select high Vth transistors as the stack transistors other than
the DUTs. This will provide leakage ratio improvement in
the order of several tens of times. Together with the transistor
stacking, leakage ratio over 100 can be achieved which should
be sufficient for most cases. However, in order to ensure robust
operation for extreme conditions such as slow nMOSFET and
fast pMOSFET, or vice versa, transistor gate length can be
increased to enhance the ratio further.
Controller
(state machine)















Fig. 7. Concept of our proposed leakage variation sensor architecture.
V. ALL-DIGITAL LEAKAGE VARIATION SENSOR
In the previous section, we have shown that inverter delay
can be used as a parameter to monitor leakage current. We
need an area-efficient architecture to monitor large number
of samples for both of the nMOSFET and pMOSFET. In
this section, based on a topology-reconfigurable inverter, we
propose an area-efficient ring oscillator (RO) based sensor
circuit.
A. Proposed Sensor Architecture
Previously, we have proposed a topology-reconfigurable
monitor circuit structure to monitor process variation from
a single monitor instance [23]. In order to measure Ileak
variations of nMOSFET and pMOSFET independently, we
use a similar topology-reconfigurable architecture. Figure 7
shows a block diagram of our proposed all-digital leakage
variation sensor circuit. The core part of the sensor is an
RO which consists of a delay chain from our developed
reconfigurable leakage monitor cells. The leakage monitor cell
can be configured to three different operation modes as shown
in Table I. Each stage in the delay chain can be configured
independently. The leakage monitor cell can be configured to
drive its output by Ileak of either nMOSFET of pMOSFET,
or by the ON currents of nMOSFET and pMOSFET. The
configuration signals are set by the controller. The controller
consists of a state machine and a signal decoder. A frequency
counter measures the RO frequency and feeds to a statistical
processing unit. The controller then reconfigures the RO to a
new configuration and corresponding frequency is measured
and fed to the statistical processing unit. By reconfiguring
and re-measuring the frequency, the statistical properties are
obtained which gives us the Ileak variation of nMOSFET
and pMOSFET. The whole system works digitally and no
additional supply voltage is required.
B. Leakage Variation Monitoring
The proposed sensor can monitor Ileak variation as well
as average Ileak of nMOSFET and pMOSFET. Ileak varia-
tion is measured by configuring the RO as inhomogeneous
and then measuring the oscillation periods by swapping the
inhomogeneous stage across the inverter chain [24]. Figure 8
shows an inhomogeneous configuration to monitor Ileak of an
nMOSFET in an inverter stage. The footer DUT nMOSFET in
the inhomogeneous stage is turned OFF and footer nMOSFETs












Fig. 9. Homogeneous structure to monitor average nMOSFET leakage
current.
output node will be driven by the footer nMOSFET Ileak. The
corresponding oscillation wave is also shown in the figure.
Small width pulses are observed with long intervals. The
interval time corresponds to the time tleak needed to drive the
inhomogeneous stage output node by Ileak. The pulse width
time corresponds to one cycle delay that is driven by the ON
currents of all the stages. tleak is several magnitudes larger than
the time interval. Similarly, pMOSFET leakage variation is
measured by configuring the inverter as a pMOSFET leakage
sensor.
Average Ileak for nMOSFET and pMOSFET is measured by
configuring the RO as homogeneous. For nMOSFET average
Ileak monitoring, the inverter stages are configured as nMOS-
FET Ileak monitor cell. Figure 9 shows the homogeneous
configuration for nMOSFET average Ileak monitoring. The
footer nMOSFETs of all the stages are turned OFF. Fall
delay of each stage is driven by nMOSFET Ileak, thus the
oscillation period gives us a sum of each stage fall delay.
Similarly, by turning all the header pMOSFETs OFF and







Reconfigurable leakage monitor cell
Divider
Out
Fig. 10. Schematic of the reconfigurable leakage variation sensor circuit.
C. Oscillation Period Model
The oscillation period of an inhomogeneous configuration
can be expressed by the sum of the propagation delays of all
the inverter stages.
Tosc = T0 +Ke
Vth
nvT : (20)
Here, T0 is the delay component resulting from rise/fall delays
driven by ON currents of the MOSFETs other than the DUT.
K is a constant here. T0 is a constant too from the fact
that larger N averages out random variation effect and that
contribution of ON current delay is negligible compared with
the leakage current delay. Thus, Tosc can be treated as a shifted
log-normal distribution with an offset T0. Vth variation is then
expressed with the following equation.
Vth = n vT  ln (Tosc T0): (21)
VI. DEMONSTRATION CIRCUIT IN A 65 NM PROCESS
A. Chip Design
A proof-of-concept sensor circuit is fabricated in a 65 nm
process to demonstrate our concept. We implemented a sim-
plified version of the leakage variation sensor shown in Fig. 7.
Figure 10 shows the block diagram of the demonstration
circuit. The circuit consists of a ring oscillator (RO), a
decoder, a shift register and a divider. A 127-stage RO is
designed where the first stage is an NAND gate to control
the oscillation, and the last two stages are used as buffers.
Frequency counting and statistical processing is performed
outside the chip. Inverter structure with four stacked transistors
and the DUT header/footer transistors are designed. Thus, the
total number of stack transistors in the pull-up and pull-down
path is 5. Minimum gate length is used for all the transistors.
pMOSFET and nMOSFET gate widths are the same as those
in the standard cell library. The pMOSFET gate width is
1:5 times larger than the nMOSFET gate width. Complete
cell-based design flow is adopted for design automation. The
monitor cells are placed adjacent to each other using placement
constraint. Regular placement ensures that the load capacitance
variation between the stages does not affect the leakage
variation monitoring. A serial interface is designed to control
the configuration of each inverter stage. Figure 11 shows the
chip micro-graph and the layout of the sensor circuit. Total










    65 nm low-κ triple well
- Area: 
    Monitor cells: 454 um2
    Total: 4500 um2
- Power: 
    Active (RO): 76 nW @ 0.8 V
- Transistor size: 
    Same as standard inverter
Fig. 11. Chip micro-graph and layout of the leakage variation sensor.





Fig. 12. Delay chain consisting of a topology-reconfigurable leakage sensor
inverter structure. The first stage is configured so that fall delay is driven by
nMOSFET Ileak.
B. Simulation Results
1) Delay Characteristics: First we show the operation
of leakage driven charging of a capacitance and the corre-
sponding rise time. A delay chain shown in Fig. 12 is used
for calculating the propagation delay of each inverter stage.
Supply voltage is set to 0:8 V. Figure 13 shows the output
waves of the first three stages over time after a rising edge
is applied to the input of the chain. The first stage fall time
is driven by nMOSFET Ileak. The output voltage of the first






















Fig. 13. Wave of inverter outputs of a delay chain when an rise edge is
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Fig. 14. Propagation delay of each stage in a delay chain. The first stage fall



























Fig. 15. Effect of transistor stacking on leakage current and its variation.
X-axis values are shown in log-scale.
by nMOSFET Ileak. The output voltage of the second inverter
starts rising when the first inverter output approaches the logic
threshold. Finally, when the second stage output reaches the
logic threshold, the third stage output starts falling. Below that
point, the output voltages of the following inverters changes
sharply compare to the rising delay of the first inverter. Thus,
the overall delay ttotal of an N -stage inverter chain will be
dominated by Ileak driven delay, and thus can be approximated
as follows.
ttotal = tleak +
NX
i=2
ti  tleak: (22)
Here, tleak is the propagation delay of the first stage, and
ti is the propagation delay of the i-th stage. The validity of
this approximation is shown in Fig. 14. Figure 14 shows the
propagation delay of each inverter in log-scale. The leakage
driven delay is 500 times larger than the following stage delay.
With the increase in the stage index, the propagation delay
tends to become smaller. This is the effect of large slew caused
by the slow rising edge of the first stage output. So, by having
the number of stage N in the order of 100, approximation of
Eq. (22) is valid.
2) Transistor Stacking Effect: Transistor stacking reduces
Ileak and its variation. Figure 15 shows a Q-Q plot of DC
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2 0:231 0:0035 0.98%
5 0:231 0:0010 0.28%
9 0:231 0:00054 0.15%
leakage current distribution flowing through a series of stacked
nMOS transistors. X-axis is shown in log-scale. The circuit
shown in Fig. 4(b) is used in the simulation. The current
distribution is obtained by performing Monte Carlo simulation
under Vth = 25 mV. An nMOSFET which is not stacked, a
2-stacked nMOSFET, a 5-stacked nMOSFET and a 9-stacked
nMOSFET is used for comparison. With the increase of stack
number, the mean leakage reduces drastically. At the same
time, the variation also reduces. In the case of pMOSFET
Ileak monitoring with the Fig. 3 structure, the nMOSFETs in
the pull-down path act as a stacked series. Whereas the pull-
up path header pMOSFET acts as a single transistor because
other pMOSFETs are turned ON. Thus, transistor stacking can
be used effectively to increase the sensing accuracy of our
propose monitor cell.
3) Variation Effect on Sensing Accuracy: There are two
possible factors that can affect the sensing accuracy. One is
the logic threshold variation and the other is the drain–source
voltage variation of the DUT.
Theoretical aspects on the impact of logic threshold vari-
ation is discussed in Sec. III. The effect of logic threshold
variation is verified by Monte Carlo simulation here. Table III
shows the values of the two terms in the right hand side
of Eq. (11). The table compares the contribution of logic
threshold variation for monitor cell structures of different stack
numbers. Vthp = 20 mV and Vthn = 25 mV is assumed in
the simulation. The minimum stack number for our leakage
monitor cell is 2. Even with the minimum stack number, logic
threshold variation contributes to only 0:98%. With total stack
number of 5, which is the same as in our implementation, the
amount of contribution reduces to 0:15%. Thus, we conclude
that logic threshold variation has no impact on leakage driven
delay variation measurement.
In Eq. (4), the drain–source voltage Vds of the DUT is
assumed to be equal to Vdd. However, because of the stacked
transistor topology, drain–source voltage of the DUTs are
also affected by process variation. As the stack transistors are
turned ON, they have low sensitivity to delay change compare
to DUT Vth variation sensitivity. Sensitivity analyses based on
simulation are therefore performed. Figure 16 shows the delay
change according to Vth change of MOSFETs in the stack.
Vth variation sensitivities of three transistors are shown in the
figure. One is the DUT whose leakage current variation we
want to monitor. The second is the transistor next to the DUT
in the series. This MOSFET is denoted by “mn2” in Fig. 12.



































Fig. 17. Capture of oscilloscope waveform of pMOSFET driven inhomoge-
neous RO oscillation.
the inverter, which is denoted by “mn5” in Fig. 12. Figure 16
confirms that the delay is highly sensitive to DUT Vth change,
but not sensitive to Vth changes of the other stack transistors.
As variation is inversely proportional to gate area, the variation
in the stack transistors can be reduced further by enlarging the
gate area. Thus, accurate process variation measurement can
be achieved with our proposed circuit topology.
C. Power Consumption
As the oscillation period is dominated by Ileak driven delay,
the oscillation frequency is in the order of kHz. Thus, the
dynamic power of the RO is low and insignificant. However,
when the RO is configured as inhomogenous to monitor Ileak
of particular transistor, the output node voltage of the inho-
mogenous stage remains in an intermediate value for a long
period of time. As a result, the pull-up and pull-down paths
of the next inverter stage become partially ON, and through
current flows from power to ground. Even with through current
flowing in one stage, the overall power consumption for the
RO is simulated to be 76 nW at 0:8 V supply which we
consider to be small enough to be used in any application.
VII. MEASUREMENT RESULTS
A. RO Oscillation
Figure 17 shows the image capture of an oscilloscope
screen for the oscillation wave. Supply voltage is set to
0:8 V in this measurement. The wave here corresponds to

























Fig. 18. Change of oscillation period against well bias for nMOSFET leakage

























Fig. 19. Change of oscillation period against well bias for pMOSFET leakage
sensor at 0.8 V operation.
is extremely small compare to the pulse interval. The pulse
width represents the delay component driven by ON currents,
and the pulse interval represents the delay component driven
by a single MOSFET leakage. Thus from silicon measurement,
it is confirmed that delay component from the ON currents can
be neglected and the oscillation period can be approximated
with the delay driven by a single MOSFET Ileak.
The capability of independent monitoring of nMOSFET and
pMOSFET leakage current is validated by applying body bias.
Body biasing tunes the channel threshold voltage. When the
sensor is monitoring nMOSFET leakage, the output should
response only when nMOSFET Vth is tuned, and vice versa.
In order to validate the sensor capability, oscillation period
is measured by varying independent body bias to either
nMOSFET or pMOSFET. Homogeneous configuration is used
for monitoring average leakage current monitoring in the
measurement. Figure 18 shows the oscillation period versus N-
well and P-well bias values for nMOSFET leakage monitoring.
Oscillation period changes exponentially when nMOSFET
body is biased, whereas the period remains almost constant
when pMOSFET is biased. Similarly, Fig. 19 shows the period
change against body bias for pMOSFET leakage monitoring.
The sensor is sensitive to pMOSFET threshold voltage varia-
tion, but insensitive to nMOSFET threshold voltage variation.


























Fig. 21. Histogram of delay distribution for WID pMOSFET leakage
variation.
B. Leakage Current Variation
Leakage variation is measured for both of the nMOSFET
and pMOSFET by varying supply voltages to demonstrate the
wide-supply-range operation. Figure 20 shows the measured
distribution of oscillation period for nMOSFET Ileak. Fig-
ure 21 shows the measured distribution of oscillation period
for pMOSFET Ileak. Supply voltage is 0:8 V in both the cases.
Both the distributions have long tails suggesting they are not
normal distributions.
Next we confirm the effect of logic threshold Vinv variation
on leakage current variation measurement. As explained in
Secs. IV and VI, increase in Vinv results in an increase in the
nMOSFET Ileak driven fall time and a decrease in pMOSFET























(a) nMOSFET (b) pMOSFET
Fig. 22. Log-normal fitting of WID leakage-current driven delay variation.
























Fig. 23. Q-Q plot of WID leakage variation for nMOSFET and pMOSFET.



















ln(T [ms]) of nMOSFET 
ρ = −0.16
Fig. 24. Correlation between nMOSFET and pMOSFET leakage of the same
inverter. Inhomogeneous configuration is used to capture WID leakage-current
driven delay variation.
plotted nMOSFET against Ileak delay, strong negative corre-
lation will be observed if the logic threshold variation effect
and leakage driven delay variation are comparable. Figure 24
shows the correlation between pMOSFET and nMOSFET
leakage currents. Each point in the figure corresponds to the
leakage currents of nMOSFET and pMOSFET of the same
inverter stage. Logarithm is taken for the leakage currents. No
significant correlation is observed meaning we do not have any
effect coming from the load and the logic threshold variation.
Also, the stack effect is working well as we do not see any
correlation between the two opposite configurations for Ileak
monitoring.
Leakage current has exponential relationship to Vth varia-
tion. As Vth variation is reported to follow normal distribution,
monitored delay distribution is expected to follow log-normal
distribution. Figure 22 shows the delay distributions at 0.8 V
supply for nMOSFET and pMOSFET after fitting the mea-
sured data to a log-normal distribution. The delay distributions
follow log-normal distribution. This validates that the proposed
monitoring technique is able to detect leakage variation. Q-Q
plots of the measured delay variations are shown in Fig. 23.
nMOSFET has larger distribution than pMOSFET. Figure 25
shows the measured delay variation for different supply volt-
ages. As Eq. (12) suggests, leakage variation does not depend
on supply voltage. Measured variation is constant across wide





































Fig. 26. Measured oscillation period due to leakage current for 124 nMOS-
FETs and 124 pMOSFETs at different supply voltages.
When the monitor circuit is configured as a homogeneous
structure, the total delay due to the N DUT MOSFETs’ leak-
age current can be obtained. Figure 26 shows the oscillation
periods for nMOSFET and pMOSFET measured at different
supply voltage operation. Here, smaller the delay is, larger the
leakage current is. In this particular chip, pMOSFET leakage is
monitored larger than nMOSFET leakage. Next, average Ileak
for nMOSFET and pMOSFET of several chips are measured.
Figure 27 plots pMOSFET Ileak against nMOSFET Ileak for
nine chips. High correlation of 0.83 is observed which suggests
















ln(T [ms]) of nMOSFET 
ρ = 0.83
Fig. 27. Correlation between inter-die nMOSFET and pMOSFET leakage.


















Fig. 28. nMOSFET leakage current driven delay versus temperature at 0.8
















Fig. 29. pMOSFET leakage current driven delay versus temperature at 0.8
V operation. Y-axis is the logarithm of oscillation period.
C. Process Variation Monitoring
An one-to-one mapping between Vth and monitored delay
is performed using Eqs. (5) and (7) to monitor Vth variation
of nMOSFET and pMOSFET. Thus, the distribution shape of
Vth variation is the same as the leakage current distribution as
shown in Fig. 23 only that the X-axis is transformed to Vth
variation. Vth variation of nMOSFET and pMOSFET is then
estimated using Eqs. (12) and (13). Because of non-disclosure
agreement, we are unable to show the absolute values of the
estimated Vth variations. nMOSFET Vth variation is estimated
1.6 times larger than pMOSFET Vth variation which agrees
with literature results considering the MOSFET sizes used in
our circuit [25, 26]. Thus, the proposed sensor can be used
for monitoring Vth variation.
D. Temperature Monitoring
As leakage current is sensitive to temperature variation, our
proposed leakage sensor can be used for on-chip temperature
monitoring. Oscillation period for each of the transistors is
measured by varying the temperature of the chip. Figure 28
shows the change of measured oscillation period for 30 nMOS-
FET transistors within a chip against the temperature change
of the sensor circuit. The 30 nMOSFETs are taken from 30
inverters in a series from the same monitor circuit here. The
logarithm of oscillation period is taken and plotted against
temperature. The logarithm of delay changes linearly with
temperature which agrees with the model Eq. (16). We can
observe large variation in the offset values of delay between
the 30 nMOSFET transistors. This variation corresponds to Vth
variation between the transistors. However, we also observe
















Fig. 30. Sensing error versus temperature after two-point calibration for 30


















Fig. 31. Sensing error versus temperature after two-point calibration for 30
individual pMOS transistors within the same die.
of delay thus can be expressed by the following equation.
ln(Tosc) = aT + bT  T; (23)
where T is the absolute temperature, aT and bT are tempera-
ture coefficients. The variation in the gradient implies that the
effect of temperature on MOSFET Vth is not uniform. Fig-
ure 29 shows the measured oscillation period change against
temperature for 30 pMOSFET transistors within the same chip.
Similar trends in the offset and gradient are observed for
pMOSFETs as well.
As both of the coefficients in Eq. (23) vary from transistor to
transistor, single MOSFET Ileak based temperature sensor will
require a two-point calibration. Figures 30 and 31 show the
temperature monitoring error when a single transistor is chosen
to monitor temperature after a two-point calibration at 15 C
and 65 C. Figure 30 shows the temperature monitoring result
using nMOSFET leakage current. Whereas, Fig. 31 shows
the temperature monitoring result using pMOSFET leakage
current. An error range of  2:1C to 1:2C is observed
when nMOSFET leakage current is used. Although a two-point
calibration is required, the proposed circuit gives the flexibility
in design and measurement. In addition, the proposed monitor
provides measurements of multiple transistors, which can be
exploited for accuracy improvement. For example, the average
leakage between multiple transistors can easily be measured
by configuring the circuit as homogeneous. Figures 32 and
33 show the logarithm of measured delay for three different
dies when the monitor circuit is configured as homogeneous.
Figure 32 thus represents the delay for nMOSFET average
Ileak and Fig. 33 represents the delay for pMOSFET average




















Fig. 32. Logarithm of delay period of homogeneous configuration for average


















Fig. 33. Logarithm of delay period of homogeneous configuration for average
nMOSFET Ileak monitoring against temperature.
slope, thus an one-point calibration can be performed. Fig-
ure 34 shows the monitoring error when nMOSFET average
Ileak is used. Calibration is performed at 15C. An error range
of  1:3C to 1:4C is observed. Similarly, monitoring error
using pMOSFET average Ileak is shown in Fig. 35. An error
range of  1:1C to 1:6C is observed. The error curves in
both the figures show systematic nature which are caused
by non-linearity of the sensor output. In order to increase
the accuracy, the effect of non-linearity therefore needs to
be cancelled out. Non-linearity can occur from a delay offset
that is caused by the inverter stages other than the one with
the DUT. Another possible reason for the non-linearity is
the degradation of leakage ratio, rleak, because of process
variation which is explained in Sec. IV. The offset and non-
linearity issues can be minimized by optimizing the design
parameters. Finally, trimming and offset removing algorithms
can be applied to increase the accuracy.
Next, in order to achieve wide-voltage-range operation for
the temperature monitor without the need for temperature
calibration at each supply voltage, the voltage dependency
needs to be calibrated and compensated. Although Eq. (4) has
an implication that monitoring delay has strong dependency on
temperature but weak dependency on the supply voltage, some
offset will be introduced in the sensing error when supply
voltage is varied. Several algorithms can be put forward to
encounter this problem. One example can be to take the delay
ratio of two transistors to remove the voltage dependency
parameters from Eq. (5). Assuming variation in sub-threshold

















Fig. 34. Sensing error versus temperature for three different dies using



















Fig. 35. Sensing error versus temperature for three different dies using
pMOSFET average Ileak monitoring homogeneous configuration after one-
point calibration.
TABLE IV
COMPARISON WITH STATE-OF-THE-ART ON-CHIP PROCESS MONITORS.
Reference [7] [9] [27] This work
Technology 65 nm 90 nm 65 nm 65 nm
N/P monitoring Yes No Yes Yes
Global Variation Yes Yes Yes Yes
Local Variation Yes No No Yes
Supply voltage [V] 0:76–1:5 1:2 1:2 0:5–1:0
Area [mm2] 0:41 0:0061 0:0033 0:0045
Power [W] N/A 660 N/A 0:076
delay ratio can be expressed as follows.
ln(Tosc) = ln (T
i




Here, T iosc and T
j
osc are oscillation periods for the i-th and
j-th stage respectively. i and j need to be chosen such that
Vth gives us sufficient resolution of temperature monitoring.
Eq. (24) does not have supply voltage related term and only
depends on temperature. Thus, the proposed sensor provides
opportunities to implement various methods by exploiting
the capability of monitoring multiple transistors. We plan
to investigate on various algorithms to monitor robust wide-
voltage-range temperature monitoring and their on-chip imple-
mentation methods in the future.
E. Comparison with State-of-the-art
A state-of-the-art comparison is shown in Tables IV and V.
Table IV shows a comparison for on-chip process variability
monitors. In order to measure nMOSFET local variability
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and pMOSFET local variability separately, large number of
samples are required which makes the monitor area large
[7]. Analog approach to measure leakage current consumes
large current [9]. Digital approach using standard cells fails to
give us area-efficiency to implement local variability monitors
[27]. Monitors utilizing actual logic behaviour [7, 27] can be
useful in making design choices, but lack from providing us
information for precise variability modeling. The proposed
sensor provides digital output and gives us Vth variability
information for both the nMOSFET and pMOSFET. The area
required for 124 sample size for nMOSFET and 124 sample
size for pMOSFET is only 0:0045 mm2. Our sensor has
achieved a wide range of supply operation down to 0:5 V
without any tuning required.
Table V shows a comparison for on-chip temperature sen-
sors. Highly accurate temperature sensor is proposed in [12]
which uses ADCs and charge-balancing schemes. Sensors
utilizing MOSFET leakage current as a parameter to sense
temperature change lacks in high accuracy but provides high
area-efficiency. An easy to design methodology such as cell-
based design is proposed in [15] which is implemented in
an FPGA. However, power consumption remains an issue for
these sensors. The proposed sensor uses MOSFET leakage
current as a parameter and monitors temperature variation.
The proposed sensor is area-efficient and consumes the lowest
power. Furthermore, the sensor can monitor multiple transis-
tors providing further opportunity in achieving higher accuracy
and low-cost implementation. Last but not the least, our
sensor is an integrated on-chip process and temperature sensor
together.
VIII. CONCLUSION
Normally, different sensors are required for monitoring
MOSFET leakage current variation, process variation, temper-
ature variation, and so on. The sensor design becomes more
complex if we want to monitor nMOSFET and pMOSFET
separately. We in this paper proposed a sensor architecture by
which a single sensor will provide us leakage variation, pro-
cess variation and temperature variation. Furthermore, param-
eters for nMOSFET and pMOSFET can be monitored without
any area over-head. We proposed a reconfigurable leakage
monitor cell for our sensor circuit and showed that leakage
current variation can be effectively used for monitoring process
and temperature variations. An on-chip demonstration sensor
circuit is designed and fabricated in a 65 nm process. Our
circuit is fully digital and cell-based design automation is per-
formed for our implementation. Total area of the circuit is only
4500 m2. The circuit operates at wide supply voltage range
down to 0.5 V. We successfully measured leakage variation
of nMOSFET and pMOSFET and observed that within-die
leakage current between nMOSFET and pMOSFET has no
significant correlation, whereas die-to-die leakage current has
relatively higher correlation. Leakage current variation remains
almost constant over wide supply range. Thus the circuit can
be ported to applications targeting high performance or low
power without any tuning. Temperature dependency of nMOS-
FET and pMOSFET leakage current has also been measured.
Our circuit provides a large number of transistor measurement
thus we can develop an on-chip accurate temperature sensor.
The sensor circuit is thus useful for various applications, such
as optimum back-gate biasing for leakage energy reduction
and process variation compensation. The sensor can also be
used for tracking chip power and temperature for energy and
thermal management.
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